## semy/ (cBSGS)/Digital Communications/ Nov 2015

Q.P.No.: 6278

Memorion: 3 Hrs

Total Marks: 80

Question No 1 is compulsory.

The purple of the purple of

(20)

- Describe in brief four types of Trade-Offs that can be accomplished by using Error correcting code.
- How is signal bandwidth spread in spread spectrum modulation?
- What is Entropy of an information source? When is entropy maximum?
- What is gram Schmitt orthogonalization procedure? Explain?
- e) Distinguish between Matched filter and Correlator.

Consider a DMS  $S = (S_1, S_2, S_3...S_7)$  with following message probabilities

(10)

Si	Sı	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	\$5	S <sub>6</sub>	S <sub>7</sub>
P(s <sub>i</sub> )	0.40	0.25	0.15	0.10	0.05	0.03	0.02

Encode the source using Huffman algorithm. Find the average code length and efficiency.

Explain the necessity of line codes for data transmission. State different types of line codes.

For power spectral density of NRZ signal (10)

a) State and explain maximum likelihood decision rule. Explain the function of correlator receiver.

Derive the expression for error probability of BPSK system with coherent detection. (10)

Draw and explain the block diagram of OQPSK transmitter. Sketch the waveforms at the supput of each block of the transmitter. (10)


MD-Con. 7333-15

TURN OVER

**QP Code: 6278** 

b) Consider a (7, 4) code whose generator matrix is

(10)



- 1) Find H, the Parity Check matrix of the code.
- 2) Compute the syndrome for the received vector 1 1 0 1 1 0 1. Is this a valid code vector?
- Q5)a) Design Encoder for an (8,5) cyclic code with generator  $g(x) = 1 + x + x^2 + x^3$ . Use this encoder to find the code word for the message (10101) in systematic form. (10)
- b) Draw the state Diagram and Tree diagram for L= 3, rate  $=\frac{1}{3}$  convolution encoder generated by  $g_1(x) = x + x^2$ ,  $g_2(x) = 1 + x$ ,  $g_3(x) = 1 + x + x^2$ . (10)
- Q6) a) What are two basic types of spread spectrum systems? Explain the basic principle of each of them.
- b) Explain in detail 16-QAM transmitter and receiver system .Draw and explain signal constellation diagram for 16-QAM. (10)

MD-Con. 7333-15.

QP Code: 6320

(3 Hours)

[ Total Marks:80

- MB. :(1) Question no. 1 is compulsory.
  - (2) Solve any three questions from remaining five questions.
  - (3) In all four questions to be attempted.
  - (4) Figures to the right indicate full marks.
- The first five points of eight point DFT of real valued signal are {0.25, 0.125 -j0.3018, 0, 0.125-j0.0150, 0}. Determine the remaining three points.
  - Sketch the frequency response and identify the following filters based on their passband
    - (i)  $h(n) = \left\{1, -\frac{1}{2}\right\}$
    - (ii)  $H(z) = \frac{z^{-1} a}{1 az^{-1}}$
  - (c) What is multirate DSP? State its applications
  - (d) An analog filter has transfer function

$$H(s) = \frac{S + 0.1}{(S + 0.1)^2 + 16}$$

Determine transfer function of digital filter using bilinear transformation.

The digital filter should have a specification of  $\omega_1 = \frac{\pi}{2}$ 

- Compute DFT of sequence  $x(n) = \{1, 2, 2, 2, 1, 0, 0, 0\}$  using DIT-FFT 10 algorithm.
  - Explain the effects of coefficients quantization in FIR filters.
- Implement a two stage decimation for the following specification: 10
  Sampling rate of the input signal = 20,000Hz,

Decimating factor M = 100,

Passband = 0 to 40Hz,

Passband ripple = 0.01,

Transition band = 40 to 50Hz,

Stop band ripple = 0.002

(i) If  $x(n) = \{1 + 2j, 3 + 4j, 5 + 6j, 7 + 8j\}$ . Find DFT X(k) using DIF- 10 FFT algorithm.

TURN OVER

10

- 4. (a) Explain upsampling process in detail and derive for input-output relationship in time domain and frequency domain.
  - (b) Obtain cascade and parallel realization structures for the system described 10 by y(n) = -0.1y(n-1) + 0.72y(n-2) + 0.7 x(n) -0.252 x(n-1)
- 5. (a) Design a FIR digital filter using window method for following specifications. 10

$$H(e^{jw}) = e^{-j3w} \quad 0 \le |\omega| \le \frac{3\pi}{4}$$
$$= 0 \quad \text{otherwise}$$

Use Hamming window of length 7

(b) Design a digital low pass IIR Butterworth filter for the following specification 10

Passband ripple : ≤1 dB
Passband edge : 4 KHz
Stopband attenuation : 40 dB

Stop edge : 8 KHz Sampling Rate : 24 KHz

Use bilinear transformation

6. (a) Write a short note on:

(i) Dual tone multi frequency signal detection

(ii) Different methods for digital signal synthesis

(b) Determine the zeros of the following FIR systems and indicate whether 10 the system is minimum phase, maximum phase or mixed phase.

(i) 
$$H_1(z) = 6 + z^{-1} - 6z^{-2}$$

(ii) 
$$H_{1}(z) = 1 - z^{-1} - 6z^{-2}$$

(iii) 
$$H_3(z) = 1 - \frac{5}{2}z^{-1} - \frac{3}{2}z^{-2}$$

(iv) 
$$H_4(z) = 1 - \frac{5}{2}z^{-1} - \frac{2}{3}z^{-2}$$

Comment on stability of minimum and maximum phase system

computer communication of releconnolw's, ExTC, nov/pec-2015

EXTC (CBS GS)

QP Code: 6363

10

10

	(3 Hours)	[ Total Marks :80
B.: (1) Quest	ion No.1 is compulsory	
(2) Write	any three question from . 2 to Q.6.	
(3) Draw	neat diagram if necessary.	
Solve followi	ng	20
(a) Co	mpare between pure ALOHA and Slotted ALOHA	
	plain working principle of selective repeat ARQ	
	nat is the use of subnetwork in IP addressing	
(d) Wi	nat is bit and byte stuffing explain with example.	20
- D'		
	various scheduling methods used in MAC	10
(b) Explain r	eed of fragmentation and field related to fragmentatio	n in IP datagram 10
(a) Solve the	e following related of IP datagram	
	hich field shows number of hop count	
	HLEN value is 5 and length of data is 24 bytes. C	Talculate option
	That are differentiate services?	carearate option
	acket version of 010 is discarded. Justify.	
	l explain connection establishment using 3 way hand	shaking in TCP.
	2 8.00	10
(a) What is	OSL and HFC? Describe in brief	
(b) What is I	EEE 802.11? Explain features of IEEE 802.11. Draw	the architecture 10
of IEEE	802.11	10
	you mean by decentralized peer to peer file share	
	from centralized system.	5
	the components of ATM? Explain in brief.	- CICMP
(c) What is t	he role of ICMP protocol? Explain the error messa	ages of ICMP 5
(a) An ISP a	re granted a block of address starting with 127.60.	

wants with each organization receiving 8 address only Design subblock and

Which protocol gives mapping of name with IP address? Explain working of

give the slash notation for each subblock.

such protocol with different records.

## QP Code: 6491

		(3 Hours) [ Total Warks : 80	
N.B	.:	(1) Question No. 1 is compulsory. Solve any three from the remaining five questions.	TET
			)
		<ul><li>(2) Figures to right indicate full marks.</li><li>(3) Assume suitable data if required and mention the same in the answer</li></ul>	
		sheet.	
	C - 1	Have from the following	20
1.		ve any five from the following  Explain Level 1 and Level 2 MOSFET model used in circuit simulator.	20
	a)	, 13	
	b)	In 2 input CMOS NAND gate all PMOS transistors have $\left(\frac{W}{L}\right)_p = 20$ and all	
		NMOS transistors have $\left(\frac{W}{L}\right)_n = 10$ . Draw its equivalent CMOS inverter	i
		and find size of PMOS and NMOS transistor in the equivalent inverter circuit.	
	c)	What are advantages & disadvantages of dynamic logic circuit.	(A)
	d)	Why sense amplifier is used in memory circuit. Explain its working.	
	e)	How low power circuit is designed through voltage scaling.	980
	f)	Explain hot carrier effect in short channel MOSFET.	
2.	a)	Compare resistive load inverter, saturated load inverter and CMOS inverter	10
		on the basis of Noise margins, power dissipation, area and delay.	
	b)	Draw 2 input CMOS NOR gate and using equivalent inverter approach and	10
		derive expression for $V_{II}$ , $V_{IH}$ , $V_{OL}$ and $V_{OH}$ .	
		A. C.	
3.	a)	Design clocked D-FF and implement using standard CMOS logic style.	10
	b)	Draw layout of six transistor CMOS SRAM using lambda rule.	10
		A .	
4.	a)	Explain 4-bit x 4-bit array multiplier with the help of necessary hardware for	10
		the generation and addition of partial product.	8
	b)	Why ESD protection is required for CMOS chips. Explain various techniques	10
		of ESD protection.	
	P		

[TURN OVER

5.	a)	Implement $y = \overline{A(D+E) + BC}$ using	10
		i) Static CMOS style	7/
		ii) Pseudo NMOS logic style	
,	٠	iii) Dynamic logic style	
		iv) Transmission Gate logic	
	b)	What are different types of MOSFET scaling? Explain advantages and	1(
	•	disadvantages of each using appropriate equations.	
te ,			
6.	Wr	ite short notes on any four	2
		i) 3T-DRAM cell	
		ii) Clock distribution in VLSI system	
		iii) Barrel shifter	
		iv) C <sup>2</sup> MOS logic style	
		v) 1-bit shift register	